Your cart is empty.

Cart
Lists
Public lists Change Management
Your lists Log in to create your own lists

Log in to your account
Your cookies
Search history

Search the catalog by:

Search the catalog

Search the catalog in:

Advanced search
Browse by hierarchy
Authority search
Tag cloud
Libraries

Log in to your account

Card number or username: Password:

Forgot your password?

Home
ISBD view for CMOS

Normal view MARC view ISBD view

CMOS Circuit Design Layout And Simulation

Baker J.R.

CMOS Circuit Design Layout And Simulation - Prentice Hall Of India 2004 - 902

Dewey Class. No.: 621.395 / BAK

CMOS

APA

Baker J.R, Baker J.R, . (2004). CMOS. : Prentice Hall Of India.

Chicago

Baker J.R, Baker J.R, . 2004. CMOS. : Prentice Hall Of India.

Harvard

Baker J.R, Baker J.R, . (2004). CMOS. : Prentice Hall Of India.

MLA

Baker J.R, Baker J.R, . CMOS. : Prentice Hall Of India. 2004.

Place hold
Print
Cite
Add to your cart (remove)
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Exporting to Dublin Core...

Simple DC-RDF

OAI-DC

SRW-DC

Powered by Koha